coreboot

4.8

Getting Started
Rookie Guide
Code of Conduct
Timestamps
Intel IFD Binary Extraction
Dealing with Untrusted Input in SMM
ABI data consumption
GPIO toggling in ACPI AML
Native Graphics Initialization with libgfxinit
Architecture-specific documentation
- RISC-V
  - RISC-V documentation
Northbridge-specific documentation
System on Chip-specific documentation
Mainboard-specific documentation
Payload-specific documentation
SuperIO-specific documentation
Vendorcode-specific documentation
Utilities
Release notes for past releases
Flashing firmware tutorial

coreboot

Docs »
Architecture-specific documentation
View page source

Architecture-specific documentation¶

This section contains documentation about coreboot on specific CPU architectures.

RISC-V¶

RISC-V documentation

Next Previous

© Copyright CC-by 4.0 the coreboot project.

Built with Sphinx using a theme provided by Read the Docs.